收藏本站
REV. 0
AD1833A
–12–
Table X. DAC Control Register 3
Function
Stereo Replicate
Address
Reserved
*
Reserved
*
(192 kHz)
MCLK Select
Zero Detect
Reserved
*
TDM Mode
15–12
11
10
9–6
5
4–3
2
1
0
1000
0
0
0
0 = Normal
1 = Replicate
00 = IMCLK = MCLK 2
01 = IMCLK = MCLK 1
10 = IMCLK = MCLK
2
/
3
0 = Active High
1 = Active Low
0
0 = Master
1 = Slave
*
Must be programmed to zero.
DAC CONTROL REGISTER 2
DAC Control Register 2 contains individual channel mute
controls for each of the six DACs. Default operation (bit = 0) is
muting off. Bits 9 through 6 of Control Register 2 are reserved
and should be programmed to zero (see Table VIII).
DAC CONTROL REGISTER 3
Stereo Replicate
The AD1833A allows the stereo information on Channel 1
(SDIN1—Left 1 and Right 1) to be copied to Channels 2 and 3
(Left/Right 2 and Left/Right 3). These signals can be used in an
external summing amplifier to increase potential signal SNR.
Stereo replicate mode can be enabled by writing to control Bit 5
(see Table XI). Note that replication is not reflected in the zero
flag status.
Table XI. Stereo Replicate
Bit 5
Stereo Mode
0
1
Normal
Channel 1 Data Replicated on Channels 2 and 3
Table VIII. DAC Control Register 2
Function
Address
Reserved
*
Reserved
*
Mute Control
15–12
11
10
9–6
5
4
3
2
1
0
0001
0
0
0
Channel 6
0 = Mute Off
1 = Mute On
Channel 5
0 = Mute Off 0 = Mute Off
1 = Mute On 1 = Mute On
Channel 4
Channel 3
0 = Mute Off
1 = Mute On
Channel 2
0 = Mute Off 0 = Mute Off
1 = Mute On 1 = Mute On
Channel 1
*
Must be programmed to zero.
Table IX. Muting Control
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Muting
X
X
X
X
X
1
X
X
X
X
1
X
X
X
X
1
X
X
X
X
1
X
X
X
X
1
X
X
X
X
1
X
X
X
X
X
Mute Channel 1
Mute Channel 2
Mute Channel 3
Mute Channel 4
Mute Channel 5
Mute Channel 6
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
EVAL-AD1833EB Multichannel 24-Bit, 192 kHz, DAC
EVAL-AD1837EB 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
EVAL-AD1837AEB 2 ADC, 8 DAC, 96 kHz, 24-Bit Codec
EVAL-AD1838AEB 2 ADC, 6 DAC, 96KHZ 24 BIT CODEC
EVAL-AD1852EB 24-Bit Stereo DAC Evaluation Board
EVAL-AD1870EB Single-Supply 16-Bit Stereo ADC
EVAL-AD1896EB Automotive Low-Cost Non-Volatile FPGA Family; Voltage: 1.2V; Grade: -5; Package: Lead-Free ftBGA; Pins: 256; Temperature: AUTO; LUTs (k): 8
EVAL-AD1928EBZ 2 ADC/8 DAC with PLL, 192 kHz, 24-Bit Codec
相关代理商/技术参数
EVAL-AD1833EB 制造商:AD 制造商全称:Analog Devices 功能描述:Multichannel 24-Bit, 192 kHz, DAC
EVAL-AD1835AEB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD1835EB 制造商:Analog Devices 功能描述:Evaluation Board For AD1835 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD1836AEB 制造商:AD 制造商全称:Analog Devices 功能描述:Multichannel 96 kHz Codec
EVAL-AD1837AEB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD1837EB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD1838AEB 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk
EVAL-AD1838EB 制造商:Analog Devices 功能描述:Evaluation Board For 2 ADC, 8DAC 96 KHz, 24-Bit Sigma Delta Codec 制造商:Analog Devices 功能描述:EVALUATION BOARD I.C. - Bulk